The various type classes are derived from their corresponding base class. They do not add any class variables but implement the predefined VHDL operators.
